## What is claimed:

1 1

2

3

4

5

6

7

1. A semiconductor device comprising a field effect transistor, the field effect transistor including a gate dielectric layer, a source region and a drain region, wherein a first semi-recessed LOCOS layer is provided between the gate dielectric layer and the drain region, a second semi-recessed LOCOS layer is provided between the gate dielectric layer and the source region, a first offset impurity layer is provided below the first semi-recessed LOCOS layer, and a second offset impurity layer is provided below the second semirecessed LOCOS layer.

1 1

2

3

2. A semiconductor device according to claim 1, wherein the first semi-recessed LOCOS layer and the second semi-recessed LOCOS layer each have a thickness of 0.3 – 0.7 μm.

1

2

3. A semiconductor device according to claim 1, further comprising an element isolation region, wherein the element isolation region has a semi-recessed LOCOS structure.

1 2

4. A semiconductor device according to claim 3, wherein a channel stopper layer is provided below the element isolation region.

1 2

5. A semiconductor device according to claim 1, wherein a low concentration impurity layer having a conductivity type identical with conductivity type of the drain region

3 is provided adjacent to the drain region. 

6. A method for manufacturing a semiconductor device comprising a field
effect transistor, the field effect transistor including a gate dielectric layer, a source region
and a drain region, wherein a first semi-recessed LOCOS layer is provided between the gate
dielectric layer and the drain region, a second semi-recessed LOCOS layer is provided
between the gate dielectric layer and the source region, a first offset impurity layer is
provided below the first semi-recessed LOCOS layer, and a second offset impurity layer is
provided below the second semi-recessed LOCOS layer, the method comprising:

forming a first recessed section in a region where the first semi-recessed LOCOS layer is to be formed, and forming a second recessed section in a region where the second semi-recessed LOCOS layer is to be formed

implanting an impurity in a semiconductor substrate in the first recessed section and in the second recessed section; and

thermally oxidizing the semiconductor substrate to form the first semi-recessed LOCOS layer in the first recessed section and to form the second semi-recessed LOCOS layer in the second recessed section.

- 7. A method for manufacturing a semiconductor device according to claim 6, further comprising forming an anti-oxidation layer having a predetermined pattern, wherein the thermally oxidizing the semiconductor substrate to form the first semi-recessed LOCOS layer in the first recessed section and to form the second semi-recessed LOCOS layer in the second recessed section is conducted using the anti-oxidation layer formed on the semiconductor substrate as a mask.
- 8. A method for manufacturing a semiconductor device according to claim 7, wherein the anti-oxidation layer has a film thickness of 50 70 nm.
- 9. A method for manufacturing a semiconductor device according to claim 7, further comprising, before the forming of the anti-oxidation layer, forming a protection film over the semiconductor substrate in the first recessed section and in the second recessed section.

1

1	10.	A method for manufacturing a semiconductor device according to claim 9,	
2	wherein the protection film is a silicon oxide layer.		
1			
1	11.	A method for manufacturing a semiconductor device according to claim 10,	
2	wherein the silicon oxide layer is formed by a thermal oxidation method.		
1			
1	12.	A method for manufacturing a semiconductor device according to claim 9,	
2	further comp	orising, after the implanting an impurity in the semiconductor substrate in the	
3	first recessed section and in the second recessed section, removing the protection film.		
1			
1	13.	A method for manufacturing a semiconductor device according to claim 6,	
2	wherein the	first recessed section and the second recessed section each are formed in a	
3	tapered configuration.		
1	14.	A method for manufacturing a semiconductor device according to claim 13,	
2	wherein a tap	pered angle of each of the first recessed section and the second recessed section	
3	is 60 degrees or greater less than 90 degrees.		
1			
1	15.	A method for manufacturing a semiconductor device according to claim 6,	
2	wherein an ir	implanting direction of the impurity traverses a normal line of a surface of the	

the first recessed section and in the second recessed section.

1

1

2

3

4

3

4

16. A method for manufacturing a semiconductor device according to claim 15, wherein the implanting direction of the impurity and the normal line of the surface of the semiconductor substrate define an angle that is greater than zero degrees and no greater than 45 degrees.

semiconductor substrate during the implanting an impurity in the semiconductor substrate in

18

1	17. A semiconductor device comprising:		
2	first and second field effect transistors each including a gate dielectric layer; source		
3	and drain regions; a first semi-recessed LOCOS layer positioned between the gate dielectric		
4	layer and the drain region; a second semi-recessed LOCOS layer positioned between the		
5	gate dielectric layer and the source region; a first offset impurity layer below the first semi-		
6	recessed LOCOS layer; and a second offset impurity layer below the second semi-recessed		
7	LOCOS layer; and		
8	an element isolation region located between the first and second field effect		

1

9

transistors.

18. A semiconductor device according to claim 17, wherein said element isolation region includes a semi-recessed LOCOS structure.

1

2

2

19. A semiconductor device according to claim 17, further comprising a channel stopper layer formed below the element isolation region.

1

20. A liquid crystal display driver comprising the semiconductor device of claim

1

2

17.